References
Balasinski, A.: Semiconductors: Integrated Circuit Design for Manufacturability. CRC Press/Taylor and Francis, Boca Raton (2011)
Yang, J.: Manufacturability aware design. Ph.D. Thesis, University of Michigan (2007)
Schellenberg, F.M.: Sub-wavelength lithography using OPC. In: Semiconductor Fabtech (edn. 9), Semiconductor Media Ltd, London, UK, pp. 205–209 (1999)
International Technology Roadmap for Semiconductors no 7, http://public.itrs.net/
Nassif, S.R.: Delay variability: Sources, impacts and trends. pp. 638–639. ISSCC, (2000)
Optical Lithography Cost of Ownership – Final Report, http://www.sematedi.org/docubase/document/4014atr.pdf (2000)
Liebmann, W.: Resolution enhancement techniques in optical lithography: It’s not just a mask problem. Proc. SPIE. 4409, 23–32 (2001)
Levenson, M.D.: Wavefront engineering from 500 nm to 100 nm CD. Optical microlithography X. Proc. SPIE. 3051, 2–13 (1997)
Gupta, P., Kahng, A.B., Sylvester, D., Yang, J., Performance-driven optical proximity correction for mask cost reduction, J. Micro/Nanolithography MEMS MOEMS (6) 3 031005 (Jul 2007)
Lin, B.: Phase shifting masks gain an edge. IEEE Circuits. Dev. 9, 28–35 (1993)
Nassif, S.R.: Modeling and forecasting of manufacturing variations. In: Proceedings of the Fifth International Workshop on Statistical Metrology, pp. 3–10 (2000)
Ma, S.T., Keshavarz, A., De, V., Brews, J.R.: A statistical model for extracting geometry sources of transistor performance variation. IEEE Trans. Electron. Dev. 51(1), 36–41 (2004)
Orshansky, M., Milor, L., Hu, C.: Characterization of spatial intrafield gate CD variability, its impact on circuit performance, and spatial mask-level correction. IEEE Trans. Semiconduct. Manuf. 17(1), 2–11 (2004)
Visweswariah, C.: Death, taxes and failing chips. In: Proceedings of the Design Automation Conference, pp. 343–347 (2003)
Agrawal, A.B., Blaauw, D., Zolotov, V., Vrudhula, S.: Statistical timing analysis using bounds and selective enumeration. In: Proceedings of the Design Automation Conference, pp. 348–353 (2003)
Orshansky, M., Keutzer, K.: A general probabilistic framework for worst case timing analysis. In: Proceedings of the Design Automation Conference, pp. 556–561 (2002)
Postnikove, S., Hector, S.: ITRS CD error budgets: Proposed simulation study methodology. (2003)
Chen, L., Milor, L., Ouyang, C., Maly, W., Peng, Y.: Analysis of the impact of proximity correction algorithms on circuit performance. IEEE Trans. Semiconduct. Manuf. 12(3), 313–322 (1999)
Stine, B., Boning, D., Chung, J., Ciplickas, D., Kibarian, J.: Simulating the impact of poly-CD wafer-level and die-level variation on circuit performance. In: Proceedings of the Second International Workshop on Statistical Metrology, pp. 24–27 (1997)
Orshansky, M., Milor, L., Chen, P., Keutzer, K., Hu, C.: Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits. IEEE Trans. Comput. Aided. Des. Integr. Circuits. Syst. 21, 544–553 (2002)
Gupta, P., Heng, F.L.: Toward a systematic-variation aware timing methodology. In: Proceedings of the Design Automation Conference, pp. 321–326 (2004)
Liebmann, L.W.: Layout impact of resolution enhancement techniques: Impediment or opportunity. In: Proceedings of the ACM/IEEE International Symposium on Physical Design, pp. 110–117 (2003)
Bowman, K.A,. Meindl, J.D.: Impact of within-die parameter fluctuations on future maximum clock frequency distributions. CICC, San Diego, CA, pp. 229–232 (2001)
Berkeley Predictive Technology Model, http://www-device.eecs.berkeley.edu/ptm
Kahng, A.B.: The road ahead: Shared red bricks. IEEE Des. Test. Del, Mar, CA (2002)
Bowman, K.A., Duvall, S.G., Meindl, J.D.: Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution. In: IEEE International Solid-State Circuits Conference, San Francisco, CA, pp. 278–279 (2001)
Zhang, W., Yang, Z.: A new threshold voltage model for deep-submicron MOSFET’s with nonuniform substrate dopings. In: Proceedings of the Electron Devices Meeting, pp. 39–41 (1997)
Boning, D., Nassif, S.: Design of high-performance μP circuits, chapter 6: Models of process variation in device and interconnect, pp. 98–116 (1998)
Park, T., et al.: Pattern and process dependencies in copper damascene chemical mechanical polishing processes. In: VLSI Multilevel Interconnect Conference, Santa Clara (1998)
Hymes, S., Smekalin, K., Brown, T., Yeung, H., Joffe, M., Banet, M., Park, T., Tugbawa, T., Boning, D., Nguyen, J., West, T., Sands W: Determination of the planarization distance for copper CMP process. In: Materials Research Society 1999 Spring Meeting, San Francisco (1999)
Orshansky, M., Milor, L., Chen, P., Keutzer K., Hu, C.: Impact of systematic spatial intra-chip gate length variability on performance of high-speed digital circuits. IEEE Int. Conf. Comput-Aided. Des, New York, NY, pp. 62–67 (2000)
Wong, S.-C., Lee, G.-Y., Ma, D.-J.: Modeling of interconnect capacitance, delay and crosstalk in VLSI. IEEE Trans. Semiconduct. Manuf. 40(1), 108–111 (2000)
Chen, K., Hu, C., Fangm, P., Lin, M.R., Wollesen, D.L.: Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects. IEEE Trans. Electron. Dev. 44(11), 1951–1957 (1997)
Gupta, P., Heng, F.-L., Lavin, M.: Merits of cellwise model-based OPC. In: Proceedings SPIE International Symposium on Microlithography (2004)
Spence, C., et al.: Mask data volume – Historical perspective and future requirements. In: Proceedings SPIE 22nd European Mask and Lithography Conference, vol. 6281, (2006)
Nair, R., Berman, C.L., Hauge, P.S., Yoffa, E.J.: Generation of performance constraints for layout. IEEE Trans. Comput. Aided. Des. 8(8), 860–874 (1989)
Chen, C., Bozorgzadeh, E., Srivastava, A., Sarrafzadeh, M.: Budget management with applications. Algorithmica. 261–275 (2002)
Zhang, Y., Gray, R., Nagakawa, O.S., Gupta, P., Kamberian, H., Xiao, G., Cottle, R., Progler, C.: Interaction and balance of mask write time and design RET strategies. In: Proceedings of the SPIE Photomask, Japan (2005)
Balasinski, A.: Optimizing IC design for manufacturability. Rec. Patents. Electr. Eng. Bentham. Sci. 1(3), 209–213 (2008)
Cheng, Y.-C., Ou, T.-H., Feng, J.J.H., Tsai, J.J.H., Liu, R.-G., Huang, W.-C., Xiang, X.-G.: Practical approach to layout migration. US Patent Application 0161907, 30 June 2011
Park, S.: Photolithography method. US Patent Application 0171585, 14 July 2011
Shieh, M.-F., Yu, S.-S., Yen, A., Yu, S.-M., Chang, C.-Y., Xu, J.J., Wann, C.H.: Integrated circuit layout design. US Patent Application 0151359, 23 June 2011
Roy, S., Chakraborty, K., Han, Y.: System and method for circuit design floorplanning. US Patent Application 0185328, 28 July 2011
Gordin, R., Goren, D., Strang, S.E., Tallman, K.A., Tretiakov, Y.V.: Layout determining for wide wire on-chip interconnect lines. US Patent Application 0179392, 21 July 2011
Yoda, K.: Method for designing semiconductor integrated circuit which includes metallic wiring connected to gate electrode and satisfies antenna criterion. US Patent Application 0165737, 7 July 2011
Moreno, T.: Die package including multiple dies and lead orientation. US Patent Application 0169144, 14 July 2011
Herold, K.: Methods of optical proximity correction. US Patent Application 0197169, 11 Aug 2011
Irmatov, A., Belousov, A., Cadouri, E., Gratchev, A., Ryjov, A., Thenie, L.: Method and mechanism for extraction and recognition of polygons in an IC design. US Patent Application 0167400, 7 July 2011
Lippincott, G.P.: OPC conflict identification and edge priority system. US Patent Application 0167394, 7 July 2011
Lee, J.S.: Masks of semiconductor devices and methods of forming mask patterns. US Patent 7,655,362, 2 Feb 2010
Gaur, I., et al.: Closed loop design for manufacturability process. US Patent Application 0127029, 29 May 2008
Smayling, M.C.: Integrated circuit cell library with cell-level process compensation technique (PCT) application and associated methods. US Patent 7,979,829, 12 July 2011
Kuo, H.W.: Method of design for manufacturing. US Patent 8,136,067, 13 Mar 2012
Xue, J., Huang, J.S.: Etch-aware OPC model calibration by using and etch bias filter. US Patent Application 0179393, 21 July 2011
Kojima, S., Toyama, M., Yoshidome, H., Ito, M.: Method for layout verification of semiconductor integrated circuit. US Patent Application 0088006, 14 Apr 2011
Meterelliyoz, M., Song, P., Stellari, F.: Process variation on-chip sensor. US Patent 7,868,606, 11 Jan 2011
Brunner, T.A., Greco, S.E., Liegl, B.R., Xiang, H.: System and method of predicting problematic areas for lithography in a circuit design. US Patent Application 0184715, 28 July 2011
Hogan, W.M., Petranovic, D., Aslyan, A.: Stacked integrated circuit verification. US Patent Application 0185323, 28 July 2011
Lin, K.-Y., Lin, Y.-L., Tsai, C.S., Wang, C.-H.: Design and verification of 3D integrated circuits. US Patent Application US20090319968 Al
Hou, Y.-C., Cheng, Y.-C., Liu, R.-G., Lai, C-M., Cheng, Y.-K., Lin, C.-K., Chao, H.-S., Yeh, P.-H., Wu, M.-H., Ku, U-C., Ou, T.-H.: Table-based DFM for accurate post-layout analysis. US Patent 8,001,494, 16 Aug 2011
Cheng, Y.-K., Chang, G.S., Liu, J., Chiao, H.-S.: System and method for design – for – manufacturability data encryption. US Patent 8,136,168, 13 Mar 2012
Download references
